

# **IES / GATE**

---

**Electronics &  
Telecommunication  
Engineering**

**VOLUME-VIII**

**Advance Electronics,  
Microprocessor**



# Contents

**Advance Electronics**



**1-183**

**Microprocessor**

**184-316**



gateiesmentar. blogspot. In



Syllabus :-

(i) VLSI Tech :- Process, lithography, Interconnects, Testing.

(ii) VLSI Design :- MUX/PROM/PLA circuit Design, Mux Meelay Design, pipelining, DFT (Design for Testability)


(iii) Microprocessor :- Basics, Instruction set, Instruction set, Interrupts, DMA

(iv) Micro-controller :- Embedded system :-


- MUX/PROM/PLA :-
- ① Digital Design by John F. Wakerly
  - ② Digital systems by Tocci
  - ③ Digital Design (or) logic & computer design by Morris Mano

VLSI Design

(i) MUX :- Multiplexer is also called as data selector.




- MUX is a combinational circuit.
- It is having more than one input.
- only one output.
- having more than one selection lines.
- This mux symbol.



In MUX


- $2^n$  Inputs.
- $n$  selection lines.
- only one output.

⇒ Some of the mux o/p providing complementary outputs or low outputs.



⇒ mux also provide with enable pin.


2x1 MUX



S	F
0	I <sub>0</sub>
1	I <sub>1</sub>

AND gate


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1





2:1 MUX

or gate


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



S	E	F
X	0	0
0	1	I <sub>0</sub>
1	1	I <sub>1</sub>




4x1 MUX






$S_0$	$S_1$	$F$
0	0	$\bar{I}_0$
0	1	$\bar{I}_1$
1	0	$\bar{I}_2$
1	1	$\bar{I}_3$

$S_0$	$S_1$	$E$	$F$
X	X	0	0
0	0	1	$\bar{I}_0$
0	1	1	$\bar{I}_1$
1	0	1	$\bar{I}_2$
1	1	1	$\bar{I}_3$



Ques:  $f(A, B, C) = \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$  Implement using mux.




C	B	A
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0

\* for implementing  $n$  variable function  $\Rightarrow$  min mux size needed is  $2^{n-1} \times 1$ .

Ques: 1  $f(A,B,C) = \bar{A}B\bar{C} + A\bar{B}C + ABC$  using  $4 \times 1$  mux.

$8 \times 1$  mux using gates




4x1 mux

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


AB as select line

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{c}$	0	1	2	3
$c$	4	5	6	7

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{c}$	0	2	4	6
$c$	1	3	5	7



Using BC as select line





A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

SOP:-  $f(A, B, C) = \sum(2, 4, 7)$  — (2)

POS:-  $f(A, B, C) = \prod(0, 1, 3, 5, 6)$  — (1)

Implementation

	$\Gamma_0$	$\Gamma_1$	$\Gamma_2$	$\Gamma_3$
$\bar{A}$	0	1	2	3
$A$	4	5	6	7
	$A$	0	$\bar{A}$	$A$




Ques:  $f(A, B, C, D) = \sum(4, 7, 11, 13, 15)$  using 8x1

A	B	C	D	f
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1

A	B	C	D	f
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1

Implementation Table

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{A}$	0	1	2	3	④	5	6	⑦
A	8	9	10	⑪	12	⑬	14	⑮
	0	0	0	A	$\bar{A}$	A	0	1



SOP :-  $f(A, B, C) = \bar{A}B + \bar{A}B\bar{C} + \bar{B}C$

ESOP :-  $f(A, B, C) = \bar{A}B\bar{C} + AB\bar{C} + ABC$

↓

Standard sum of product

from eqn ①.

POS :-  $f(A, B, C) = (A+B+C)(A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$

( $\bar{A}+\bar{B}$ ) RS175

$$f(A, B, C) = \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$


POS :- max term function

⇒ In max it is not possible to implement POS function, then find its equivalent min term function SOP then implement it.

Q:1 AC as select line

Implementation table

	$T_0$	$T_1$	$T_2$	$T_3$
$\bar{B}$	0	1	④	5
$B$	②	3	6	⑦
$B$	$0$	$\bar{B}$	$\bar{B}$	$B$




Ques Implementation of logic gates using 2x1 mux.

① NOT gate


Truth Table

A	$Y = \bar{A}$
0	1
1	0



② AND gate

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




Implementation Table

	$I_0$	$I_1$
$\bar{A}$	0	1
A	2	③
	0	A

If A as select line

	$I_0$	$I_1$
$\bar{B}$	0	2
B	1	③
	0	R




③ OR gate

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1


A as select-line

	$I_0$	$I_1$
$\bar{B}$	0	②
B	①	③
B	B	1



B as select line

	$I_0$	$I_1$
$\bar{A}$	0	①
A	②	③
A	A	1




④ XOR =  $\bar{A}B + A\bar{B} \Rightarrow A \oplus B$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

A as select line


	$I_0$	$I_1$
$\bar{B}$	0	②
B	①	3
B	B	$\bar{B}$





B as select line

	$I_0$	$I_1$
$\bar{A}$	0	①
A	②	3
A		$\bar{A}$




⑥ NAND gate

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


A as select line

	$I_0$	$I_1$
$\bar{B}$	①	②
B	③	3
1		$\bar{B}$



B as select line

	$I_0$	$I_1$
$\bar{A}$	①	②
A	③	3
1		$\bar{A}$




⑥ NOR gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


A as select line

	$I_0$	$I_1$
$\bar{B}$	①	2
B	3	0

	$I_0$	$I_1$
$\bar{A}$	0	1
A	2	3
$\bar{A}$		0



NAND gate using 2x1 MUX



① XNOR  $\Rightarrow AB + \bar{A}\bar{B} \Rightarrow A \odot B$ .



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

A as select line


	$I_0$	$I_1$
$\bar{B}$	0	2
B	1	3
$\bar{B}$		B

B as select line

	$I_0$	$I_1$
$\bar{A}$	0	1
A	2	3
$\bar{A}$		A




\* XOR gate using 2, 2x1 mux




⇒ Because complemented i/p ( $\bar{A}$  or  $\bar{B}$ ) is not available so use mux for complemented i/p.

8-bit Parallel to Serial Converter using Mux.



E	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	f
H	x	x	x	0
L	0	0	0	D <sub>0</sub>
L	0	0	1	D <sub>1</sub>
L	0	1	0	D <sub>2</sub>
L	0	1	1	D <sub>3</sub>
L	1	0	0	D <sub>4</sub>
L	1	0	1	D <sub>5</sub>
L	1	1	0	D <sub>6</sub>
L	1	1	1	D <sub>7</sub>

Ques: Below figure shows the use of an 8x1 mux to implement a certain 4 variable Boolean function from the given logic ckt arrangement, Derive boolean expression implemented by the given ckt.



Implementation table

$f(A, B, C, A)$

$= \Sigma(2, 4, 9, 10)$

$= \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D$   
 $+ \overline{A}B\overline{C}\overline{D}$   
 $+ \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}\overline{D}$

I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>
0	1	2	3	4	5	6	7
0	9	10	11	12	13	14	15
0	D	1	0	D	0	0	0